Abstract-Recent technological advances have enabled distributed control systems to be implemented via networks. This allows feedback control loops to be closed over a communication channel. This paper develops a control system with high speed and real time communication links. The Two-Degree-of-Freedom Control is utilized in this servo control system and delta-sigma modulation is employed to compress data and transmit the signal over the transmission channels between the controller and the servomotor. Simulations and experimental results show that it is possible to compensate the noise in signal transmission channels. In addition, FPGA is used in the control system and the communication system to realize high-speed control system with s 6 . 0 sampling period and latency. The data is also compressed and transmitted with FPGA in the experiments.
INTRODUCTION
Real time control networks are an emerging technology in industry that attracts increasing attention. Control networking technologies provide several benefits on linking data points. Network enable remote data transfers and data exchanges among users, reduce the complexity in wiring connections and the costs of medias, and provide ease in maintenance. Because of these attractive benefits, several works are repotted. [1] [2] In this paper, we develop a high speed and real time control system with communication links where a controller and a controlled plant are connected by four channels. The data from a controller and a controlled plant are compressed by delta modulation. Then we employ sigma modulation to decode the transmission code over the feedback channel. FPGAs are used to realize the proposed the high-speed control system (with s 6 . 0 sampling period) and communication system. We also verify the control system with communication links by experiments.
II. SYSTEM CONFIGRATION The structure of control system with a communication link is shown as Fig. 1 . We consider the controlled plant with a servomotor. The compensation of the noise over the channels is designed in this system.
A. Controller Design
The Two-Degree-of-Freedom Control is utilized in this servo control system. The characteristics of this control law are that the command input response and the disturbance response can be set independently from each other. The configuration of this control system is shown in Fig.2 
where the voltage controllable dc motor is adopted as a controlled plant. The normal model of the controlled plant is expressed as:
where n B and n K are computed as; In order to implement the system in a digital computer, the continuous-time system state equation is convert into discrete-time model by using Bilinear-Transformation
s
). The discrete-time state equation can be obtained as:
are the state-coefficients of the continuous-time system. T represents sampling period.
B. Design of Communication System
In order to perform remote closed-loop control, we utilize delta-sigma modulation to compress data in the communication system. Fig.3 shows the configuration of communication system by utilizing delta-sigma modulation in Z-transform domain.
Delta modulation is based on quantiaing the change in the signal from sample to sample rather than the absolute value of the signal at each sample. The function is shown in Fig.4 . where the equation is :
Sigma modulation is the integrator that adds and subtracts the value from the output of delta modulation. The function is shown in Fig.5 , where the equation is following as:
Multi-bit digital signals are shaped into 1-bit format after delta modulation. Hence the data can be compressed to reduce the traffic in the communication channels. [4] Table 1 . In addition, the noise of communication channels is set as 3% bit error. The estimation of noise is shown in Fig.6 .
The simulation result with the noise over channel1 is shown in Fig.7 . The simulation result with the noise over channel1 and channel2 is shown in Fig.8 . Fig.7 shows the controller can compensate the noise over channel1 because controller 2 C has an integrator. However as shown in Fig.8 , the noise over channel2 is not compensated by the system. Theoretically, the noise over channel2 is not observable. Thus we have added a new channel to compensate the noise over channel2. The system configuration is show in Fig.10 . 12 bits parallel output signal from servomotor side is transformed to 1 bit serial signal in every 12 sampling periods and the controller side receives 1 bit signal from channel3 to be transformed 12 bit parallel signal in the same 12 sampling periods. Thus the controller side restores the signal that is transmitted from servomotor in every 12 sampling periods. However, if the channel3 is affected by noise, the signal that is restored by controller side will be compared with the output of sigma modulation in the controller side in the same sampling period and then we will choose the best signal to the controller as the feedback signal from servomotor. Fig.9 shows the result in the condition that noise is affected in all channels. Fig.9 clearly indicated that the noise over the all channels could be compensated. [5] in order to experimentally demonstrate the effects of interests. The FPGA is designed in VHDL language. The base structure of the designed current in FPGA is shown in Fig.11 .
A. Communication System
The design current of FPGA is divided into three main parts:
1. Counter unit. (receive and count the motor position signal) 2. Communication system unit. (delta-sigma modulation and interface currents) 3. Clock control unit. (system synchronous currents)
B. Control System
FPGA is a generic computation platform with parallel processing and run-time reconfiguration capabilities. Linear control system algorithms are generally multiplyaccumulate-intensive functions. They contain feedback loops or parallel structures. These parallel structures or repetitive loops can be broken into multiple data paths and processed in parallel routines in FPGA in order to increase the processing speed of the system. FPGA can be potential candidates for high sample rate linear controller implementations. Hence, we implement a two-degree-offreedom controller by a FPGA. The controller is designed for angular position control of a servomotor. The controller implemented on FPGA is constituted by three main parts, which are shown in Fig. 12 The format that is used IEEE 754 standard used to store floating-point numbers in the controller design by FPGA. Single precision floating point uses the 32 bit IEEE 754 format shown in Fig.13 . In Fig.13 , the sign field, s, is bit 31 and is used to specify the sign of the number. Bits 30 down to 23 are the exponent field. This 8-bit quantity is a signed number represented by using a bias of 127. Bits 22 down to 0 are used to store the binary representation of the floating-point number. The aim in developing a floating-point adder/subtractor routine was to pipeline the unit in order to produce a result every clock cycle. By pipelining the adder/subtractor, the speed increased, however, the area increased as well. A block diagram of the three-stage adder/substractor is show in Fig.14(a) . The algorithm is presented for each stage as follows.
Stage 1:
The absolution value is checked by comparing the exponent and mantissa of each value. Subtract exponent of A from exponent of B in order to calculate the number of positions to shift to the right so that the decimal points are aligned before addition or subtraction in Stage 2.
Stage 2:
Shift the smaller mantissa to the right. Then add or subtract two mantissas. Set the sign and the exponent of the final result.
Stage 3:
Normalization of the mantissa is done by shifting it to the left until the high order bit be a one. Adjusting exponent of the result is done by subtracting it by the number of position that was shifted left . The floating-point multiplication is much like integer multiplication. Because floating-point numbers are stored in sign-magnitude form, the multiplier needs only to deal with unsigned integer numbers and normalization. Like the architecture of the floating-point adder, the floatingpoint multiplier unit is a three-stage pipeline that produces a result on every clock cycle. The block diagram for the three-stage floating-point multiplier is shown in Fig.14 (b) . The algorithm for each stage is as follows:
The exponents are added and the result along with the carry bit is stored in an 8-bit register. In the addition, if two negative exponents results in a value smaller than the minimum exponent, that can be represented underflow occurs. In this case, the floating-point number is set to zero. If overflow occurs, the result is set to the maximum number that the format can represent. If the floating-point number is not zero, the implied one is concatenated to the left side of the Ma and Mb terms. The sign bit is only registered in this stage.
Stage 2:
Integer multiplication of the two mantissas is performed. The top 26 bits is stored in a register. The exponent is adjusted depending on the high order bit of the multiplication result. The sign bit of the two operands is compared. If they are equal to each other the result is assigned a positive sign, and if they differ the result is negative.
Stage 3:
Normalization of the resulting mantissa is performed. The resulting sign, exponent and mantissa fields placed into a 32-bit floating-point word. Because we employ 8-bit DAC and 12-bit counter in the system, it is necessary to design the single precision floating-point number to 8-bit integer transformer and the 12-bit integer to single precision floating-point number transformer. The algorithms of two transformers are shown in Fig.15 (a) . and Fig.15(b) .
The controller current is designed in VHDL and took approximately 50% of the total Logic Elements of a Altera Stratix EP1S10 FPGA, and has a clock rate of 33.33 MHz.
V. EXPERIMENTAL RESULT Experiments are carried out to illustrate the effects of proposed system, as explained in the following.
A simple peer-to-peer networked motor control system is set up in the experiment. The controller is implemented on an Altera Stratix EP1S10 FPGA. The two-degree-of-freedom controller takes 20 base clock cycles (1 clock cycle = 30ns) to complete one control loop. It means that the controller implemented on FPGA takes 600ns to complete one control cycle. In the other side, we implemented the communication system on FPGAs that takes 90ns(3 clock cycles) to translate one bit by serial communication mode The output of delta modulation completed to translate over the channels takes 360ns with serial communication mode. Hence, the data rate is 11.11Mbps per channel. In combination with the communication system 600ns control sampling period is realized. The equivalent information rate in terms of the control-sampling period is 33.33Mbps.The block diagram of the experiment is shown in Fig.16 . In the experiment a servo-pack and an AC motor constitute the controlled plant. The motor response is shown in Fig.17 , where the reference angle is set to 1[rad] . . 
